Ich stimme zu, dass diese Seite Cookies verwende. Weitere Informationen finden Sie unter unseren Datenschutzerklärungen .
X
Cabo Pitarch, Guillem
17  Ergebnisse:
Personensuche X
?
1

SafeSoftDR: A library to enable software-based diverse redu..:

Mazzocchetti, Fabio ; Alcaide Portet, Sergi ; Bas Jalón, Francisco...
Mazzocchetti, F. [et al.]. SafeSoftDR: A library to enable software-based diverse redundancy for safety-critical tasks. A: Functional Properties and Dependability in Cyber-Physical Systems Workshop. "FORECAST 2022: Functional Properties and Dependability in Cyber-Physical Systems Workshop". Ithaca, NY: arXiv, 2022, p. 1-4. DOI arXiv:2210.00833v1..  , 2022
Link: http://hdl.handle.net/21..
 
?
2

DVINO: A RISC-V vector processor implemented in 65nm techno..:

Cabo Pitarch, Guillem ; Candon, Gerard ; Carril, Xavier...
https://ieeexplore.ieee.org/document/9970128.  , 2022
Link: http://hdl.handle.net/21..
 
?
3

SafeDE: A low-cost hardware solution to enforce diverse red..:

Bas Jalón, Francisco ; Alcaide Portet, Sergi ; Cabo Pitarch, Guillem..
https://ieeexplore.ieee.org/document/9729773.  , 2022
Link: http://hdl.handle.net/21..
 
?
4

De-RISC: A complete RISC-V based space-grade platform:

Wessman, Nils-Johan ; Malatesta, Fabio ; Ribes, Stefano...
https://ieeexplore.ieee.org/document/9774557.  , 2022
Link: http://hdl.handle.net/21..
 
?
5

End-to-end QoS for the open source safety-relevant RISC-V S..:

Andreu Cerezo, Pablo ; Hernández Luz, Carles ; Picornell Sanjuan, Tomás...
https://arxiv.org/abs/2210.04683.  , 2022
Link: http://hdl.handle.net/21..
 
?
6

SafeDM: a hardware diversity monitor for redundant executio..:

Bas Jalón, Francisco ; Benedicte Illescas, Pedro ; Alcaide Portet, Sergi...
https://ieeexplore.ieee.org/document/9774540.  , 2022
Link: http://hdl.handle.net/21..
 
?
7

Unboxing the sand: on deploying safety measures in the prog..:

Alcaide Portet, Sergi ; Cabo Pitarch, Guillem ; Bas Jalón, Francisco...
https://www.archives-ouvertes.fr/hal-03692732/.  , 2022
Link: http://hdl.handle.net/21..
 
?
8

SafeSU-2: a safe statistics unit for space MPSoCs:

Cabo Pitarch, Guillem ; Alcaide Portet, Sergi ; Hernández Luz, Carles...
https://ieeexplore.ieee.org/document/9774515.  , 2022
Link: http://hdl.handle.net/21..
 
?
9

SafeX: Open source hardware and software components for saf..:

Alcaide Portet, Sergi ; Cabo Pitarch, Guillem ; Bas Jalón, Francisco...
https://ieeexplore.ieee.org/document/9925668.  , 2022
Link: http://hdl.handle.net/21..
 
?
10

SafeSU: an extended statistics unit for multicore timing in..:

Cabo Pitarch, Guillem ; Bas Jalón, Francisco ; Lorenzo Ortega, Rubén...
https://ieeexplore.ieee.org/document/9465444.  , 2021
Link: http://hdl.handle.net/21..
 
?
11

SafeDE: a flexible Diversity Enforcement hardware module fo..:

Bas Jalón, Francisco ; Alcaide Portet, Sergi ; Lorenzo Ortega, Rubén...
https://ieeexplore.ieee.org/document/9486715.  , 2021
Link: http://hdl.handle.net/21..
 
?
12

De-RISC: the First RISC-V space-grade platform for safety-c..:

Wessman, Nils-Johan ; Malatesta, Fabio ; Andersson, Jan...
https://ieeexplore.ieee.org/document/9546286.  , 2021
Link: http://hdl.handle.net/21..
 
?
13

SafeTI: a hardware traffic injector for MPSoC functional an..:

Sala Sucarrats, Oriol ; Alcaide Portet, Sergi ; Cabo Pitarch, Guillem...
https://ieeexplore.ieee.org/document/9486689.  , 2021
Link: http://hdl.handle.net/21..
 
?
14

An academic RISC-V silicon implementation based on open-sou..:

Abella Ferrer, Jaume ; Bulla, Calvin ; Cabo Pitarch, Guillem...
https://ieeexplore.ieee.org/document/9268664.  , 2020
Link: http://hdl.handle.net/21..
 
?
15

Design and development of an innovative drawing robot for @..:

Cabo Pitarch, Guillem
http://hdl.handle.net/10251/75972.  , 2016
Link: http://hdl.handle.net/10..
 
1-15