Katoh, Kentaroh
20  Ergebnisse:
Personensuche X
?
1

12 bit 1 ps Resolution Time-to-Digital Converter for LSI Te..:

, In: Proceedings of Eighth International Congress on Information and Communication Technology; Lecture Notes in Networks and Systems,
 
?
2

Low distortion sine wave generator with simple harmonics ca..:

Katayama, Shogo ; Nakatani, Takayuki ; Iimori, Daisuke...
IEICE Electronics Express.  20 (2023)  1 - p. 20220470-20220470 , 2023
 
?
3

Low Distortion Sinusoidal Signal Generator with Harmonics C..:

, In: 2023 IEEE International Test Conference (ITC),
Sato, Keno ; Nakatani, Takayuki ; Ishida, Takashi... - p. 47-55 , 2023
 
?
4

A Physically Unclonable Function Using Time-to-Digital Conv..:

, In: 2023 IEEE International Test Conference in Asia (ITC-Asia),
 
?
5

Design Consideration for LC Analog Filters: Inductor ESR Co..:

, In: Proceedings of Eighth International Congress on Information and Communication Technology; Lecture Notes in Networks and Systems,
 
?
7

Evaluation of Code Selective Histogram Algorithm For ADC Li..:

, In: 2022 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia),
Zhao, Yujie ; Katoh, Kentaroh ; Kuwana, Anna... - p. 1-4 , 2022
 
?
 
?
 
?
10

Challenges for Waveform Sampling and Related Technologies:

, In: 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT),
 
?
 
?
 
?
13

Analog/mixed-signal circuit design in nano CMOS era:

Kobayashi, Haruo ; Aoki, Hitoshi ; Katoh, Kentaroh.
IEICE Electronics Express.  11 (2014)  3 - p. 20142001-20142001 , 2014
 
?
14

Design for Delay Fault Testability of Dual Circuits Using M..:

KATOH, Kentaroh ; NAMBA, Kazuteru ; ITO, Hideo
IEICE Transactions on Information and Systems.  E92-D (2009)  3 - p. 433-442 , 2009
 
?
15

Design for Delay Fault Testability of 2-Rail Logic Circuits:

KATOH, Kentaroh ; NAMBA, Kazuteru ; ITO, Hideo
IEICE Transactions on Information and Systems.  E92-D (2009)  2 - p. 336-341 , 2009
 
1-15