Luo, Yuanyong
48  Ergebnisse:
Personensuche X
?
1

FDM: Fused Double-Multiply Design for Low-Latency and Area-..:

Wang, Yu ; Liang, Xingcheng ; Niu, Shuai...
IEEE Transactions on Circuits and Systems II: Express Briefs.  71 (2024)  1 - p. 450-454 , 2024
 
?
2

An Optimized Architecture for Computing the Square Root of ..:

, In: 2024 IEEE International Symposium on Circuits and Systems (ISCAS),
Wang, Yu ; Zhang, Haoyu ; Hu, Wei... - p. 1-5 , 2024
 
?
3

Erosion processes and sediment source tracing on heterogene..:

Wu, Tieniu ; Lei, Longyu ; Luo, Yuanyong...
Earth Surface Processes and Landforms.  49 (2024)  6 - p. 1969-1986 , 2024
 
?
5

An optimized hardware implementation of the CORDIC algorith:

Lyu, Fei ; Wu, Chaoran ; Wang, Yuxuan...
IEICE Electronics Express.  19 (2022)  21 - p. 20220362-20220362 , 2022
 
?
6

High-Throughput Low-Latency Pipelined Divider for Single-Pr..:

Lyu, Fei ; Xia, Yan ; Chen, Yuheng...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  30 (2022)  4 - p. 544-548 , 2022
 
?
7

Reconfigurable Multifunction Computing Unit Using an Univer..:

, In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS),
Lyu, Fei ; Chen, Jian ; Huang, Shuo... - p. 2117-2121 , 2022
 
?
8

ML-PLAC: Multiplierless Piecewise Linear Approximation for ..:

Lyu, Fei ; Xia, Yan ; Mao, Zhelong...
IEEE Transactions on Circuits and Systems I: Regular Papers.  69 (2022)  4 - p. 1546-1559 , 2022
 
?
11

Effective Plug-Ins for Reducing Inference-Latency of Spikin..:

Chen, Xuan ; Yuan, Xiaopeng ; Fu, Gaoming...
Frontiers in Computational Neuroscience.  15 (2021)  - p. , 2021
 
?
13

PWL-Based Architecture for the Logarithmic Computation of F..:

Lyu, Fei ; Mao, Zhelong ; Zhang, Jin..
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  29 (2021)  7 - p. 1470-1474 , 2021
 
?
14

A Universal Method of Linear Approximation With Controllabl..:

Sun, Huaqing ; Luo, Yuanyong ; Ha, Yajun...
IEEE Transactions on Circuits and Systems I: Regular Papers.  67 (2020)  1 - p. 177-188 , 2020
 
?
15

PLAC: Piecewise Linear Approximation Computation for All No..:

Dong, Hongxi ; Wang, Manzhen ; Luo, Yuanyong...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  28 (2020)  9 - p. 2014-2027 , 2020
 
1-15