Nagaoka, Ikki
13  Ergebnisse:
Personensuche X
?
2

Lowering Latency in a High-Speed Gate-Level-Pipelined Singl..:

Kashima, Ryota ; Nagaoka, Ikki ; Nakano, Tomoki...
IEEE Transactions on Applied Superconductivity.  33 (2023)  5 - p. 1-6 , 2023
 
?
3

A High-Throughput Multiply-Accumulate Unit With Long Feedba..:

Nagaoka, Ikki ; Kashima, Ryota ; Ishida, Koki...
IEEE Transactions on Applied Superconductivity.  33 (2023)  3 - p. 1-8 , 2023
 
?
4

50-GFLOPS Floating-Point Adder and Multiplier Using Gate-Le..:

Nagaoka, Ikki ; Kashima, Ryota ; Tanaka, Masamitsu...
IEEE Transactions on Applied Superconductivity.  33 (2023)  4 - p. 1-11 , 2023
 
?
5

Design of Variable Bit-Width Arithmetic Unit Using Single F..:

, In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS),
Ishikawa, Iori ; Nagaoka, Ikki ; Kashima, Ryota... - p. 3547-3551 , 2022
 
?
6

XQsim : modeling cross-technology control processors for..:

, In: Proceedings of the 49th Annual International Symposium on Computer Architecture,
Byun, Ilkwon ; Kim, Junpyo ; Min, Dongmoon... - p. 366-382 , 2022
 
?
7

A 57.2GHz 11.2mW 8-bit General Purpose Superconductor Micro..:

, In: 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC),
 
?
10

SuperNPU: An Extremely Fast Neural Processing Unit Using Su..:

, In: 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO),
Ishida, Koki ; Byun, Ilkwon ; Nagaoka, Ikki... - p. 58-72 , 2020
 
?
11

Demonstration of an Energy-Efficient, Gate-Level-Pipelined ..:

, In: 2019 IEEE International Superconductive Electronics Conference (ISEC),
 
?
12

XQsim: Modeling Cross-Technology Control Processors for 10+..:

Byun, Ilkwon ; Kim, Junpyo ; Min, Dongmoon...
Proceedings - International Symposium on Computer Architecture, pp.366-382.  , 2022
 
1-13