Ich stimme zu, dass diese Seite Cookies verwende. Weitere Informationen finden Sie unter unseren Datenschutzerklärungen .
X
Pierre David, Jean
~ 87000  Ergebnisse:
Personensuche X
?
1

ASIP Accelerator for LUT-based Neural Networks Inference:

, In: 2022 20th IEEE Interregional NEWCAS Conference (NEWCAS),
Traore, Moussa ; Pierre Langlois, J. M. ; Pierre David, Jean - p. 524-528 , 2022
Link: https://doi.org/10.1109/..
 
?
2

CuFP: An HLS Library for Customized Floating-Point Operator:

Hajizadeh, Fahimeh ; Ould-Bachir, Tarek ; David, Jean Pierre
Electronics.  13 (2024)  14 - p. 2838 , 2024
Link: https://doi.org/10.3390/..
 
?
3

Sparq: A Custom RISC-V Vector Processor for Efficient Sub-B..:

, In: 2023 21st IEEE Interregional NEWCAS Conference (NEWCAS),
Dupuis, Theo ; Fournier, Yoan ; AskariHemmat, MohammadHossein... - p. 1-5 , 2023
Link: https://doi.org/10.1109/..
 
?
4

FPGA-Based FDNE Models for the Accurate Real-Time Simulatio..:

, In: 2023 12th International Conference on Renewable Energy Research and Applications (ICRERA),
Hajizadeh, Fahimeh ; Alavoine, Loic ; Ould-Bachir, Tarek.. - p. 344-348 , 2023
Link: https://doi.org/10.1109/..
 
?
5

A Latency-Insensitive Design Approach to Programmable FPGA-..:

Montaño, Federico ; Ould-Bachir, Tarek ; David, Jean Pierre
Electronics.  9 (2020)  11 - p. 1838 , 2020
Link: https://doi.org/10.3390/..
 
?
6

A Low-Latency Reconfigurable Multistage Interconnection Net..:

, In: 2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE),
Montano, Federico ; Ould-Bachir, Tarek ; Mahseredjian, Jean. - p. 1-4 , 2019
Link: https://doi.org/10.1109/..
 
?
7

Automated Synthesis of Streaming Transfer Level Hardware De..:

Daigneault, Marc-Andre ; David, Jean Pierre
ACM Transactions on Reconfigurable Technology and Systems (TRETS).  11 (2018)  2 - p. 1-22 , 2018
Link: https://dl.acm.org/doi/1..
 
?
8

Automated Synthesis of Streaming Transfer Level Hardware De..:

Daigneault, Marc-Andre ; David, Jean Pierre
ACM Transactions on Reconfigurable Technology and Systems.  11 (2018)  2 - p. 1-22 , 2018
Link: https://doi.org/10.1145/..
 
?
9

Ultra-low latency communication channels for FPGA-based HPC..:

Sanchez Correa, Roberto ; David, Jean Pierre
Integration.  63 (2018)  - p. 41-55 , 2018
Link: https://doi.org/10.1016/..
 
?
10

Low latency and division free Gauss–Jordan solver in floati..:

David, Jean Pierre
Journal of Parallel and Distributed Computing.  106 (2017)  - p. 185-193 , 2017
Link: https://doi.org/10.1016/..
 
?
11

Fast description and synthesis of control-dominant circuits:

Daigneault, Marc-André ; David, Jean Pierre
Computers & Electrical Engineering.  40 (2014)  4 - p. 1199-1214 , 2014
Link: https://doi.org/10.1016/..
 
?
12

Correction: Differential Roles of MAPK Kinases MKK3 and MKK..:

Boyle, David L. ; Hammaker, Deepa ; Edgar, Meghan...
PLoS ONE.  9 (2014)  1 - p. , 2014
Link: https://doi.org/10.1371/..
 
?
13

Differential Roles of MAPK Kinases MKK3 and MKK6 in Osteocl..:

Boyle, David L. ; Hammaker, Deepa ; Edgar, Meghan...
PLoS ONE.  9 (2014)  1 - p. e84818 , 2014
Link: https://doi.org/10.1371/..
 
?
14

Inflammatory monocytes and Fcγ receptor IV on osteoclasts a..:

Seeling, Michaela ; Hillenhoff, Ulrike ; David, Jean Pierre...
Proceedings of the National Academy of Sciences.  110 (2013)  26 - p. 10729-10734 , 2013
Link: https://doi.org/10.1073/..
 
?
15

Self-Alignment Schemes for the Implementation of Addition-R..:

Ould-Bachir, Tarek ; David, Jean Pierre
ACM Transactions on Reconfigurable Technology and Systems.  6 (2013)  1 - p. 1-21 , 2013
Link: https://doi.org/10.1145/..
 
1-15