Ich stimme zu, dass diese Seite Cookies verwende. Weitere Informationen finden Sie unter unseren Datenschutzerklärungen .
X
Shinnerl, Joseph R.
23  Ergebnisse:
Personensuche X
?
1

ISPD 2015 Benchmarks with Fence Regions and Routing Blockag..:

, In: Proceedings of the 2015 Symposium on International Symposium on Physical Design,
Bustany, Ismail S. ; Chinnery, David ; Shinnerl, Joseph R.. - p. 157-164 , 2015
Link: https://dl.acm.org/doi/1..
 
?
2

POLAR: A High Performance Mixed-Size Wirelengh-Driven Place..:

Lin, Tao ; Chu, Chris ; Shinnerl, Joseph R...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.  34 (2015)  3 - p. 447-459 , 2015
Link: https://doi.org/10.1109/..
 
?
3

ISPD 2014 benchmarks with sub-45nm technology rules for det..:

, In: Proceedings of the 2014 on International symposium on physical design,
Yutsis, Vladimir ; Bustany, Ismail S. ; Chinnery, David.. - p. 161-168 , 2014
Link: https://dl.acm.org/doi/1..
 
?
4

POLAR : placement based on novel rough legalization and ..:

, In: Proceedings of the International Conference on Computer-Aided Design,
Lin, Tao ; Chu, Chris ; Shinnerl, Joseph R... - p. 357-362 , 2013
Link: https://dl.acm.org/doi/1..
 
?
5

mPL6 : enhanced multilevel mixed-size placement:

, In: Proceedings of the 2006 international symposium on Physical design,
Chan, Tony F. ; Cong, Jason ; Shinnerl, Joseph R.. - p. 212-214 , 2006
Link: https://dl.acm.org/doi/1..
 
?
6

Large-scale circuit placement:

Cong, Jason ; Shinnerl, Joseph R. ; Xie, Min..
ACM Transactions on Design Automation of Electronic Systems.  10 (2005)  2 - p. 389-430 , 2005
Link: https://doi.org/10.1145/..
 
?
7

Large-scale circuit placement:

Cong, Jason ; Shinnerl, Joseph R. ; Xie, Min..
ACM Transactions on Design Automation of Electronic Systems (TODAES).  10 (2005)  2 - p. 389-430 , 2005
Link: https://dl.acm.org/doi/1..
 
?
8

Fast floorplanning by look-ahead enabled recursive bipartit..:

, In: Proceedings of the 2005 Asia and South Pacific Design Automation Conference,
Cong, Jason ; Romesis, Michail ; Shinnerl, Joseph R. - p. 1119-1122 , 2005
Link: https://dl.acm.org/doi/1..
 
?
9

mPL6 : a robust multilevel mixed-size placement engine:

, In: Proceedings of the 2005 international symposium on Physical design,
Chan, Tony F. ; Cong, Jason ; Romesis, Michalis... - p. 227-229 , 2005
Link: https://dl.acm.org/doi/1..
 
?
10

An area-optimality study of floorplanning:

, In: Proceedings of the 2004 international symposium on Physical design,
Cong, Jason ; Nataneli, Gabriele ; Romesis, Michail. - p. 78-83 , 2004
Link: https://dl.acm.org/doi/1..
 
?
11

An Enhanced Multilevel Algorithm for Circuit Placement:

, In: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design,
Chan, Tony F. ; Cong, Jason ; Kong, Tim.. - p. 299 ff. , 2003
Link: https://dl.acm.org/doi/1..
 
?
12

Large-Scale Circuit Placement : Gap and Promise:

, In: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design,
Cong, Jason ; Kong, Tim ; Shinnerl, Joseph R... - p. 883 ff. , 2003
Link: https://dl.acm.org/doi/1..
 
?
13

Multilevel optimization for large-scale circuit placement:

, In: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design,
Chan, Tony F. ; Cong, Jason ; Kong, Tianming. - p. 171-176 , 2000
Link: https://dl.acm.org/doi/1..
 
?
14

A Review of: "Linear and Nonlinear Programming", Stephen G...:

Shinnerl, Joseph R.
IIE Transactions.  30 (1998)  3 - p. 287-289 , 1998
Link: https://doi.org/10.1080/..
 
?
15

On the Stability of Cholesky Factorization for Symmetric Qu..:

Gill, Philip E. ; Saunders, Michael A. ; Shinnerl, Joseph R.
SIAM Journal on Matrix Analysis and Applications.  17 (1996)  1 - p. 35-46 , 1996
Link: https://doi.org/10.1137/..
 
1-15