Search for persons
X
?
2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID) ,
1
SAT and SCOPE Attacks on Deceptive Multiplexer Logic Lockin:
, In:
?
2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID) ,
2
Design and Analysis of an Area and Power Efficient Programm..:
, In:
?
2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) ,
3
LOKI: A Secure FPGA Prototyping of IoT IP with Lightweight ..:
, In:
?
Next Generation Arithmetic; Lecture Notes in Computer Science ,
4
PHAc: Posit Hardware Accelerator for Efficient Arithmetic L..:
, In:
?
2023 IEEE International Symposium on Smart Electronic Systems (iSES) ,
5
Security Evaluation of Lightweight SBoxes:
, In:
?
Communications in Computer and Information Science; VLSI Design and Test ,
6
An Overlap-and-Add Based Time Domain Acceleration of CNNs o..:
, In:
?
2020 24th International Symposium on VLSI Design and Test (VDAT) ,
7
A Lightweight VLSI Architecture for RECTANGLE Cipher and it..:
, In:
?
2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS) ,
8
A Unified Architecture for AES/PRESENT Ciphers and its Usag..:
, In:
?
2020 24th International Symposium on VLSI Design and Test (VDAT) ,
9
A Highly Stable and Robust 7T SRAM Cell using Memristor:
, In:
?
2019 First IEEE International Conference on Trust, Privacy and Security in Intelligent Systems and Applications (TPS-ISA) ,
10
An RNS Implementation of the Elliptic Curve Cryptography fo..:
, In:
?
Communications in Computer and Information Science; VLSI Design and Test ,
11
Dual-Edge Triggered Lightweight Implementation of AES for I..:
, In:
?
Communications in Computer and Information Science; VLSI Design and Test ,
12
An Ultra Low Power AES Architecture for IoT:
, In:
?
Communications in Computer and Information Science; VLSI Design and Test ,
13
A VLSI Architecture for the PRESENT Block Cipher with FPGA ..:
, In:
?
Communications in Computer and Information Science; VLSI Design and Test ,
14