Shiratake, Shinichiro
1  results:
Search for persons X
?
1

A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s ..:

Hoya, Katsuhiko ; Takashima, Daisaburo ; Shiratake, Shinichiro...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  18 (2010)  12 - p. 1745-1752 , 2010
 
1-1