I agree that this site is using cookies. You can find further informations
here
.
X
Login
My folder (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
Show Desktop-Version
Toggle navigation
Xianlong Hong, Xianlong Hong
165
results:
Articles (Online) X
Search for persons
X
Sorted by: Relevance
Sorted by: Year
?
1
Leakage-Aware TSV-Planning with Power-Temperature-Delay Dep..:
WANG, Kan
;
DONG, Sheqin
;
MA, Yuchun
...
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E94-A (2011) 12 - p. 2490-2498 , 2011
Link:
https://doi.org/10.1587/..
?
2
Efficient Power Network Analysis with Modeling of Inductive..:
ZENG, Shan
;
YU, Wenjian
;
HONG, Xianlong
.
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E93-A (2010) 6 - p. 1196-1203 , 2010
Link:
https://doi.org/10.1587/..
?
3
An Effective Gated Clock Tree Design Based on Activity and ..:
Shen, Weixiang
;
Cai, Yici
;
Hong, Xianlong
.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 18 (2010) 12 - p. 1639-1648 , 2010
Link:
https://doi.org/10.1109/..
?
4
ECP- and CMP-Aware Detailed Routing Algorithm for DFM:
Shen, Yin
;
Zhou, Qiang
;
Cai, Yici
.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 18 (2010) 1 - p. 153-157 , 2010
Link:
https://doi.org/10.1109/..
?
5
Effective congestion reduction for IC package substrate rou..:
Liu, Shenghua
;
Chen, Guoqiang
;
Jing, Tom Tong
...
ACM Transactions on Design Automation of Electronic Systems. 15 (2010) 3 - p. 1-21 , 2010
Link:
https://doi.org/10.1145/..
?
6
Effective congestion reduction for IC package substrate rou..:
Liu, Shenghua
;
Chen, Guoqiang
;
Jing, Tom Tong
...
ACM Transactions on Design Automation of Electronic Systems (TODAES). 15 (2010) 3 - p. 1-21 , 2010
Link:
https://dl.acm.org/doi/1..
?
7
A single layer zero skew clock routing in X architecture:
Shen, WeiXiang
;
Cai, YiCi
;
Hong, XianLong
..
Science in China Series F: Information Sciences. 52 (2009) 8 - p. 1466-1475 , 2009
Link:
https://doi.org/10.1007/..
?
8
An MTCMOS technology for low-power physical design:
Zhou, Qiang
;
Zhao, Xin
;
Cai, Yici
.
Integration. 42 (2009) 3 - p. 340-345 , 2009
Link:
https://doi.org/10.1016/..
?
9
Efficient Partial Reluctance Extraction for Large-Scale Reg..:
ZENG, Shan
;
YU, Wenjian
;
SHI, Jin
..
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E92-A (2009) 6 - p. 1476-1484 , 2009
Link:
https://doi.org/10.1587/..
?
10
Thermal aware placement in 3D ICs using quadratic uniformit..:
Yan, Haixia
;
Zhou, Qiang
;
Hong, Xianlong
Integration. 42 (2009) 2 - p. 175-180 , 2009
Link:
https://doi.org/10.1016/..
?
11
Thermal-Aware Incremental Floorplanning for 3D ICs Based on..:
MA, Yuchun
;
LI, Xin
;
WANG, Yu
.
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E92-A (2009) 12 - p. 2979-2989 , 2009
Link:
https://doi.org/10.1587/..
?
12
Application of optical proximity correction technology:
Cai, YiCi
;
Zhou, Qiang
;
Hong, XianLong
..
Science in China Series F: Information Sciences. 51 (2008) 2 - p. 213-224 , 2008
Link:
https://doi.org/10.1007/..
?
13
Zero skew clock routing in X-architecture based on an impro..:
Shen, Weixiang
;
Cai, Yici
;
Hong, Xianlong
..
Integration. 41 (2008) 3 - p. 426-438 , 2008
Link:
https://doi.org/10.1016/..
?
14
Large scale P/G grid transient simulation using hierarchica..:
Cai, Yici
;
Shi, Jin
;
Pan, Zhu
..
Integration. 41 (2008) 1 - p. 153-160 , 2008
Link:
https://doi.org/10.1016/..
?
15
Particle Swarm Optimization for Constrained Instruction Sch..:
Abdel-Kader, Rehab F.
;
Hong, Xianlong
VLSI Design. 2008 (2008) 1 - p. , 2008
Link:
https://doi.org/10.1155/..
1-15