Nguyen, Nguyen Tran Huu ; Cetin, Ediz ; Diessel, Oliver Nguyen , N T H , Cetin , E & Diessel , O 2019 , ' Scheduling configuration memory error checks to improve the reliability of FPGA-based systems ' , IET Computers and Digital Techniques , vol. 13 , no. 3 , pp. 154–165 . https://doi.org/10.1049/iet-cdt.2018.5001.
,
2019