Search for persons
X
?
2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
2
A Block Partitioning Method for Region Exhaustive Test to R..:
, In:
?
2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
3
An Evaluation of a Testability Measure for State Assignment..:
, In:
?
2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
4
An Evaluation of Estimated Field Random Testability for Dat..:
, In:
?
2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
5
An Estimation Method of Defect Types Using Artificial Neura..:
, In:
?
2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
6
CRLock: A SAT and FALL Attacks Resistant Logic Locking Meth..:
, In:
?
2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS) ,
8
A Test Sensitization State Compaction Method on Controller ..:
, In:
?
2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
9
A Multiple Target Test Generation Method for Gate-Exhaustiv..:
, In:
?
2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS) ,
10
A Low Capture Power Oriented X-Identification-Filling Co-Op..:
, In:
?
2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
11
A State Assignment Method to Improve Transition Fault Cover..:
, In:
?
2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
12