I agree that this site is using cookies. You can find further informations here.
X
IWASAKI, Hiroe
36  results:
Search for persons X
?
1

ISP Parameter Optimization and FPGA Implementation for Obje..:

, In: 2024 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS),
Mishima, Kento ; Niwa, Naoya ; Wakabayashi, Kazutoshi. - p. 1-3 , 2024
Link: https://doi.org/10.1109/..
 
?
2

A Partitioned Memory Architecture with Prefetching for Effi..:

, In: Parallel and Distributed Computing, Applications and Technologies; Lecture Notes in Computer Science,
Sato, Masayuki ; Omori, Yuya ; Egawa, Ryusuke... - p. 288-300 , 2023
Link: https://doi.org/10.1007/..
 
?
3

A Low-Latency 4K HEVC Multi-Channel Encoding System with Co..:

KOBAYASHI, Daisuke ; NAKAMURA, Ken ; KITAHARA, Masaki...
IEICE Transactions on Information and Systems.  E106.D (2023)  1 - p. 46-57 , 2023
Link: https://doi.org/10.1587/..
 
?
4

An Efficient Reference Image Sharing Method for the Image-D..:

NAKAMURA, Ken ; OMORI, Yuya ; KOBAYASHI, Daisuke...
IEICE Transactions on Electronics.  E106.C (2023)  6 - p. 312-320 , 2023
Link: https://doi.org/10.1587/..
 
?
5

OpenCL-Based Design of an FPGA Accelerator for H.266/VVC Tr..:

, In: 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS),
Waidyasooriya, Hasitha Muthumala ; Hariyama, Masanori ; Iwasaki, Hiroe... - p. 1-4 , 2022
Link: https://doi.org/10.1109/..
 
?
6

An Efficient Reference Image Sharing Method for the Paralle..:

, In: 2022 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS),
Nakamura, Ken ; Omori, Yuya ; Kobayashi, Daisuke... - p. 1-3 , 2022
Link: https://doi.org/10.1109/..
 
?
7

4K 120fps HEVC Encoder with Multi-Chip Configuration:

OMORI, Yuya ; NAKAMURA, Ken ; ONISHI, Takayuki...
IEICE Transactions on Communications.  E104.B (2021)  7 - p. 749-759 , 2021
Link: https://doi.org/10.1587/..
 
?
8

Low Delay 4K 120fps HEVC Decoder with Parallel Processing A..:

NAKAMURA, Ken ; KOBAYASHI, Daisuke ; OMORI, Yuya...
IEICE Transactions on Electronics.  E103.C (2020)  3 - p. 77-84 , 2020
Link: https://doi.org/10.1587/..
 
?
9

A Real-Time 4K HEVC Multi-Channel Encoding System with Cont..:

, In: 2019 IEEE Global Communications Conference (GLOBECOM),
Kobayashi, Daisuke ; Nakamura, Ken ; Osawa, Tatsuya... - p. 1-6 , 2019
Link: https://doi.org/10.1109/..
 
?
10

4K 120fps HEVC Temporal Scalable Encoder with Super Low Del..:

, In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS),
Omori, Yuya ; Nakamura, Ken ; Onishi, Takayuki... - p. 410-413 , 2019
Link: https://doi.org/10.1109/..
 
?
11

A 120 fps High Frame Rate Real-time HEVC Video Encoder with..:

Omori, Yuya ; Onishi, Takayuki ; Iwasaki, Hiroe.
IEEE Transactions on Multi-Scale Computing Systems.  4 (2018)  4 - p. 491-499 , 2018
Link: https://doi.org/10.1109/..
 
?
12

A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employ..:

Onishi, Takayuki ; Sano, Takashi ; Nishida, Yukikuni...
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  26 (2018)  10 - p. 1930-1938 , 2018
Link: https://doi.org/10.1109/..
 
?
13

A 120 fps high frame rate real-time HEVC video encoder with..:

, In: 2017 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS),
Omori, Yuya ; Onishi, Takayuki ; Iwasaki, Hiroe. - p. 1-3 , 2017
Link: https://doi.org/10.1109/..
 
?
14

An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder..:

NITTA, Koyo ; IWASAKI, Hiroe ; ONISHI, Takayuki...
IEICE Transactions on Electronics.  E95.C (2012)  4 - p. 432-440 , 2012
Link: https://doi.org/10.1587/..
 
?
15

Single-Chip MPEG-2 422P@HL CODEC LSI with Multi-Chip Config..:

, In: Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2,
Iwasaki, Hiroe ; Naganuma, Jiro ; Nitta, Koyo... - p. 20002 ff. , 2003
Link: https://dl.acm.org/doi/1..
 
1-15