I agree that this site is using cookies. You can find further informations here.
X
Ravishankar, Chirag
12  results:
Search for persons X
?
1

Mitigating the Last-Mile Bottleneck: A Two-Step Approach Fo..:

, In: Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays,
Shrivastava, Shashwat ; Nikolic, Stefan ; Ravishankar, Chirag.. - p. 231 ff. , 2023
Link: https://dl.acm.org/doi/1..
 
?
2

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling ..:

, In: 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD),
Shrivastava, Shashwat ; Nikolic, Stefan ; Ravishankar, Chirag.. - p. 1-9 , 2023
Link: https://doi.org/10.1109/..
 
?
3

Modular and Lean Architecture with Elasticity for Sparse Ma..:

, In: 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM),
Jain, Abhishek Kumar ; Ravishankar, Chirag ; Omidian, Hossein... - p. 133-143 , 2023
Link: https://doi.org/10.1109/..
 
?
4

Xilinx Adaptive Compute Acceleration Platform : VersalTM..:

, In: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,
Gaide, Brian ; Gaitonde, Dinesh ; Ravishankar, Chirag. - p. 84-93 , 2019
Link: https://dl.acm.org/doi/1..
 
?
5

SAT Based Place-And-Route for High-Speed Designs on 2.5D FP..:

, In: 2018 International Conference on Field-Programmable Technology (FPT),
Ravishankar, Chirag ; Fraisse, Henri ; Gaitonde, Dinesh - p. 118-125 , 2018
Link: https://doi.org/10.1109/..
 
?
6

EmPower : FPGA based emulation of dynamic power manageme..:

, In: Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays,
Ananthanarayanan, Sundaram ; Ravishankar, Chirag ; Garg, Siddharth. - p. 266 ff. , 2012
Link: https://dl.acm.org/doi/1..
 
?
7

Raising FPGA Logic Density Through Synthesis-Inspired Archi..:

Anderson, Jason H. ; Wang, Qiang ; Ravishankar, Chirag
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  20 (2012)  3 - p. 537-550 , 2012
Link: https://doi.org/10.1109/..
 
?
8

FPGA power reduction by guarded evaluation:

, In: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays,
Anderson, Jason H. ; Ravishankar, Chirag - p. 157-166 , 2010
Link: https://dl.acm.org/doi/1..
 
?
9

IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling ..:

Shrivastava, Shashwat ; Nikolic, Stefan ; Ravishankar, Chirag..
info:eu-repo/grantAgreement/SNSF/Project+funding/200021_182428/.  , 2023
Link: https://zenodo.org/recor..
 
?
10

IIBLAST:

Shrivastava, Shashwat ; Nikolic, Stefan ; Ravishankar, Chirag..
info:eu-repo/grantAgreement/SNSF/Project+funding/200021_182428/.  , 2023
Link: https://zenodo.org/recor..
 
?
11

Evaluating the performance of a hybrid cooling and heating ..:

Ramkumar, G. ; Mulla, Najamussahar H. ; Vibhakar, Chirag...
Energy Reports.  8 (2022)  - p. 935-944 , 2022
Link: https://doi.org/10.1016/..
 
?
12

Evaluating the performance of a hybrid cooling and heating ..:

G. Ramkumar ; Najamussahar H. Mulla ; Chirag Vibhakar...
http://www.sciencedirect.com/science/article/pii/S2352484722019618.  , 2022
Link: https://doi.org/10.1016/..
 
1-12