I agree that this site is using cookies. You can find further informations here.
X
Soria-Pardos, Víctor
25  results:
Search for persons X
?
1

GenArchBench: A genomics benchmark suite for arm HPC proces..:

López-Villellas, Lorién ; Langarita-Benítez, Rubén ; Badouh, Asaf...
Future Generation Computer Systems.  157 (2024)  - p. 313-329 , 2024
Link: https://doi.org/10.1016/..
 
?
2

A Tensor Marshaling Unit for Sparse Tensor Algebra on Gener..:

, In: Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture,
Siracusa, Marco ; Soria-Pardos, Víctor ; Sgherzi, Francesco... - p. 1332-1346 , 2023
Link: https://dl.acm.org/doi/1..
 
?
3

DynAMO: Improving Parallelism Through Dynamic Placement of ..:

, In: Proceedings of the 50th Annual International Symposium on Computer Architecture,
Soria-Pardos, Víctor ; Armejach, Adrià ; Mück, Tiago... - p. 1-13 , 2023
Link: https://dl.acm.org/doi/1..
 
?
4

Sargantana: A 1 GHz+ In-Order RISC-V Processor with SIMD Ve..:

, In: 2022 25th Euromicro Conference on Digital System Design (DSD),
Soria-Pardos, Victor ; Doblas, Max ; Lopez-Paradis, Guillem... - p. 254-261 , 2022
Link: https://doi.org/10.1109/..
 
?
5

On the use of many-core Marvell ThunderX2 processor for HPC..:

Soria-Pardos, Víctor ; Armejach, Adrià ; Suárez, Darío.
The Journal of Supercomputing.  77 (2020)  4 - p. 3315-3338 , 2020
Link: https://doi.org/10.1007/..
 
?
6

A Tensor Marshaling Unit for sparse tensor algebra on gener..:

Siracusa, Marco ; Soria Pardos, Víctor ; Sgherzi, Francesco...
https://dl.acm.org/doi/10.1145/3613424.3614284.  , 2023
Link: http://hdl.handle.net/21..
 
?
7

DynAMO: Improving parallelism through dynamic placement of ..:

Soria Pardos, Víctor ; Armejach Sanosa, Adrià ; Mück, Tiago...
https://dl.acm.org/doi/10.1145/3579371.3589065.  , 2023
Link: http://hdl.handle.net/21..
 
?
8

DVINO: A RISC-V vector processor implemented in 65nm techno..:

Cabo Pitarch, Guillem ; Candon, Gerard ; Carril, Xavier...
https://ieeexplore.ieee.org/document/9970128.  , 2022
Link: http://hdl.handle.net/21..
 
?
9

Sargantana: A 1 GHz+ in-order RISC-V processor with SIMD ve..:

Soria Pardos, Víctor ; Doblas Font, Max ; López Paradís, Guillem...
https://ieeexplore.ieee.org/document/9996608.  , 2022
Link: http://hdl.handle.net/21..
 
?
10

On the use of many-core Marvell ThunderX2 processor for HPC..:

Soria Pardos, Víctor ; Armejach Sanosa, Adrià ; Suárez Gracía, Dario.
https://link.springer.com/article/10.1007/s11227-020-03397-6.  , 2021
Link: http://hdl.handle.net/21..
 
?
11

An academic RISC-V silicon implementation based on open-sou..:

Abella Ferrer, Jaume ; Bulla, Calvin ; Cabo Pitarch, Guillem...
https://ieeexplore.ieee.org/document/9268664.  , 2020
Link: http://hdl.handle.net/21..
 
?
12

Characterization of HPC applications for ARM SIMD instructi..:

Soria Pardos, Víctor
http://hdl.handle.net/2117/169276.  , 2019
Link: http://hdl.handle.net/21..
 
?
13

Caracterización de aplicaciones HPC para extensiones vector..:

Soria Pardos, Víctor ; Armejach Sanosa, Adrià ; Moretó Planas, Miquel
http://zaguan.unizar.es/record/85225.  , 2019
Link: http://zaguan.unizar.es/..
 
?
14

Analysing the Influence of Speed and Jumping Performance Me..:

Roso-Moliner, Alberto ; Gonzalo-Skok, Oliver ; Villavicencio Álvarez, Víctor Emilio..
Life.  14 (2024)  4 - p. 466 , 2024
Link: https://doi.org/10.3390/..
 
?
15

Effects of a neuromuscular training program on the performa..:

Mainer-Pardos, Elena ; Villavicencio Álvarez, Victor Emilio ; Moreno-Apellaniz, Nagore..
Heliyon.  10 (2024)  5 - p. e27081 , 2024
Link: https://doi.org/10.1016/..
 
1-15