Spessot, Alessio
24  results:
Search for persons X
?
2

Feasibility of Wafer Exchange for European Edge AI Pilot Li..:

, In: Industrial Artificial Intelligence Technologies and Applications,
 
?
3

A Holistic Evaluation of Buried Power Rails and Back-Side P..:

Nibhanupudi, S. S. Teja ; Prasad, Divya ; Das, Shidhartha...
IEEE Transactions on Electron Devices.  69 (2022)  8 - p. 4453-4459 , 2022
 
?
4

Multitimescale Mitigation for Performance Variability Impro..:

Lin, Ji-Yung ; Weckx, Pieter ; Mishra, Subrat..
IEEE Transactions on Very Large Scale Integration (VLSI) Systems.  30 (2022)  11 - p. 1757-1769 , 2022
 
?
7

Relevance of fin dimensions and high-pressure anneals on ho..:

, In: 2020 IEEE International Reliability Physics Symposium (IRPS),
Chasin, Adrian ; Franco, Jacopo ; Bury, Erik... - p. 1-6 , 2020
 
?
9

Process, Circuit and System Co-optimization of Wafer Level ..:

, In: Proceedings of the 56th Annual Design Automation Conference 2019,
 
?
10

Buried Power Rails and Back-side Power Grids: Arm® CPU Powe..:

, In: 2019 IEEE International Electron Devices Meeting (IEDM),
Prasad, Divya ; Teja Nibhanupudi, S. S. ; Das, Shidhartha... - p. 19.1.1-19.1.4 , 2019
 
?
11

On Correlation between Hot-Carrier Stress Induced Device Pa..:

, In: 2019 IEEE International Integrated Reliability Workshop (IIRW),
 
?
 
1-15