Search for persons
X
?
2024 IEEE 42nd VLSI Test Symposium (VTS) ,
1
WaferCap: Open Classification of Wafer Map Patterns using D..:
, In:
?
2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ,
2
Highly Efficient Layered Syndrome-based Double Error Correc..:
, In:
?
2020 IEEE 38th VLSI Test Symposium (VTS) ,
5
Selective Checksum based On-line Error Correction for RRAM ..:
, In:
?
Proceedings of the 2018 Great Lakes Symposium on VLSI ,
7
Low Complexity Burst Error Correcting Codes to Correct MBUs..:
, In:
?
Proceedings of the 53rd Annual Design Automation Conference ,
8
Reducing control bit overhead for X-masking/X-canceling hyb..:
, In:
?
13
System-on-chip test architectures
nanometer design for testability
The Morgan Kaufmann series in systems on silicon
Copies:
Zentrale:E02 a inf 170 ef/741