Search for persons
X
?
2008 IEEE International Symposium on Circuits and Systems (ISCAS) ,
2
Leakage power optimization for clock network using dual-Vth..:
, In:
?
2005 6th International Conference on ASIC ,
3
Congestion and performance driven full-chip scalable routin..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
4
Signal flow driven analog IC router:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
5
Standard-cell based data-path placement utilizing regularit:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
6
Congestion based layer assignment of global routing:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
7
Path-based timing optimization by buffer insertion with acc..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
8
Reliable buffered clock tree routing algorithm with process..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
9
A fast simulating algorithm for power/ground network with t..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
10
An O(nloglogn) algorithm for evaluation of Bounded Slice-li..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
11
Effective legitimate skew driven clock tree routing:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
12
Decoupling capacitor allocation for power delivery network ..:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
13
Cross point assignment algorithm with crosstalk constraint:
, In:
?
ASIC, 2003. Proceedings. 5th International Conference on ,
14
A multi-layer area routing algorithm with optimized pin map..:
, In:
?
Proceedings of the 2000 Asia and South Pacific Design Automation Conference ,
15