I agree that this site is using cookies. You can find further informations here.
X
Ziener, Daniel
54  results:
Search for persons X
?
1

The Benefits and Costs of Netlist Randomization Based Side-..:

Asghar, Ali ; Becher, Andreas ; Ziener, Daniel
Journal of Low Power Electronics and Applications.  12 (2022)  3 - p. 42 , 2022
Link: https://doi.org/10.3390/..
 
?
2

Using Look Up Table Content as Signatures to Identify IP Co..:

, In: Architecture of Computing Systems; Lecture Notes in Computer Science,
Asghar, Ali ; Robillard, Amanda Katherine ; Tuzov, Ilya.. - p. 132-147 , 2022
Link: https://doi.org/10.1007/..
 
?
3

Increasing Side-Channel Resistance by Netlist Randomization..:

, In: Applied Reconfigurable Computing. Architectures, Tools, and Applications; Lecture Notes in Computer Science,
Asghar, Ali ; Hettwer, Benjamin ; Karimov, Emil. - p. 173-187 , 2021
Link: https://doi.org/10.1007/..
 
?
4

A Dynamic Reconfigurable Architecture for Hybrid Spiking an..:

Irmak, Hasan ; Corradi, Federico ; Detterer, Paul..
Journal of Low Power Electronics and Applications.  11 (2021)  3 - p. 32 , 2021
Link: https://doi.org/10.3390/..
 
?
5

Optimizing FPGA-Based Streaming Applications for Throughput..:

, In: 2019 International Conference on Field-Programmable Technology (ICFPT),
Asghar, Ali ; van Loo, Rick ; Kruiper, Timon. - p. 351-354 , 2019
Link: https://doi.org/10.1109/..
 
?
6

Throughput optimizations for FPGA-based deep neural network..:

Posewsky, Thorbjörn ; Ziener, Daniel
Microprocessors and Microsystems.  60 (2018)  - p. 151-161 , 2018
Link: https://doi.org/10.1016/..
 
?
7

Optimizing scrubbing by netlist analysis for FPGA configura..:

Schmidt, Bernhard ; Ziener, Daniel ; Teich, Jürgen.
Integration.  59 (2017)  - p. 98-108 , 2017
Link: https://doi.org/10.1016/..
 
?
8

FPGAs for Software Programmers:

Koch, Dirk ; Hannig, Frank ; Ziener, Daniel , 2016
Link: https://ebookcentral.pro..
 
?
9

FPGA-Based Dynamically Reconfigurable SQL Query Processing:

Ziener, Daniel ; Bauer, Florian ; Becher, Andreas...
ACM Transactions on Reconfigurable Technology and Systems (TRETS).  9 (2016)  4 - p. 1-24 , 2016
Link: https://dl.acm.org/doi/1..
 
?
10

FPGA-Based Dynamically Reconfigurable SQL Query Processing:

Ziener, Daniel ; Bauer, Florian ; Becher, Andreas...
ACM Transactions on Reconfigurable Technology and Systems.  9 (2016)  4 - p. 1-24 , 2016
Link: https://doi.org/10.1145/..
 
?
11

An automatic netlist and floorplanning approach to improve ..:

, In: Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays,
Schmidt, Bernhard ; Ziener, Daniel ; Teich, Jürgen - p. 257 ff. , 2014
Link: https://dl.acm.org/doi/1..
 
?
12

Symbolic system-level design methodology for multi-mode rec..:

Wildermann, Stefan ; Reimann, Felix ; Ziener, Daniel.
Design Automation for Embedded Systems.  17 (2012)  2 - p. 343-375 , 2012
Link: https://doi.org/10.1007/..
 
?
13

Symbolic design space exploration for multi-mode reconfigur..:

, In: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis,
Wildermann, Stefan ; Reimann, Felix ; Ziener, Daniel. - p. 129-138 , 2011
Link: https://dl.acm.org/doi/1..
 
?
14

A rapid prototyping system for error-resilient multi-proces..:

, In: Proceedings of the Conference on Design, Automation and Test in Europe,
May, Matthias ; Wehn, Norbert ; Bouajila, Abdelmajid... - p. 375-380 , 2010
Link: https://dl.acm.org/doi/1..
 
?
15

Power Signature Watermarking of IP Cores for FPGAs:

Ziener, Daniel ; Teich, Jürgen
Journal of Signal Processing Systems.  51 (2007)  1 - p. 123-136 , 2007
Link: https://doi.org/10.1007/..
 
1-15