Merkliste 
 1 Ergebnisse 
 
1

High level synthesis of ASICs under timing and synchronizat.. 

The Kluwer international series in engineering and computer science ; 177, VLSI, computer architecture and digital signal processing
Ku, David C. , 1992
Exemplar:  Zentrale:E02 a inf 110 hdl/692