I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Efficient Field P ocessing Cores in an Innovative Protocol ..:
, In:
Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
,
Lykakis, G.
;
Mouratidis, N.
;
Vlachos, K.
... - p. 20014 ff. , 2003
Link:
https://dl.acm.org/doi/10.5555/1022685.1022919
RT T1 <cTitle>Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2</cTitle>: T1 <Title>Efficient Field P ocessing Cores in an Innovative Protocol Processo System-on-Chip</Title> UL https://suche.suub.uni-bremen.de/peid=acm-1022919&Exemplar=1&LAN=DE A1 Lykakis, G. A1 Mouratidis, N. A1 Vlachos, K. A1 Nikolaou, N. A1 Perissakis, S. A1 Sourdis, G. A1 Konstantoulakis, G. A1 Pnevmatikatos, D. A1 Reisis, D. PB IEEE Computer Society YR 2003 K1 Computer systems organization K1 Architectures K1 Serial architectures K1 Pipeline computing K1 Hardware K1 Very large scale integration design K1 Application-specific VLSI designs K1 Application specific processors K1 Reduced instruction set computing K1 Complex instruction set computing K1 Parallel architectures K1 Very long instruction word SP 20014 ff. LK http://dx.doi.org/https://dl.acm.org/doi/10.5555/1022685.1022919 DO https://dl.acm.org/doi/10.5555/1022685.1022919 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
