I agree that this site is using cookies. You can find further informations here.
X
Merkliste 
 1 Ergebnisse 
 
1

Challenges in gate level modeling for delay and SI at 65nm ..:

, In: Proceedings of the 45th annual Design Automation Conference,
Keller, Igor ; Tam, King Ho ; Kariat, Vinod - p. 468-473 , 2008
Link: https://dl.acm.org/doi/10.1145/1391469.1391590