Merkliste 
 1 Ergebnisse 
 
1

Integrated interlayer via planning and pin assignment for 3..:

, In: Proceedings of the 11th international workshop on System level interconnect prediction,
He, Xu ; Dong, Sheqin ; Hong, Xianlong. - p. 99-104 , 2009