I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Timing variation-aware scheduling and resource binding in h..:
Mittal, Kartikey
;
Joshi, Arpit
;
Mutyam, Madhu
ACM Transactions on Design Automation of Electronic Systems (TODAES). 16 (2011) 4 - p. 1-19 , 2011
Link:
https://dl.acm.org/doi/10.1145/2003695.2003700
RT Journal T1
Timing variation-aware scheduling and resource binding in high-level synthesis
UL https://suche.suub.uni-bremen.de/peid=acm-2003700&Exemplar=1&LAN=DE A1 Mittal, Kartikey A1 Joshi, Arpit A1 Mutyam, Madhu PB ACM YR 2011 SN 1084-4309 SN 1557-7309 K1 HLS K1 ILP K1 binding K1 chaining K1 scheduling K1 variation-aware K1 Software and its engineering K1 Software notations and tools K1 General programming languages K1 Language features K1 Control structures K1 Hardware K1 Very large scale integration design K1 Application-specific VLSI designs K1 Application specific instruction set processors K1 Electronic design automation K1 Logic synthesis K1 Circuit optimization K1 High-level and register-transfer level synthesis JF ACM Transactions on Design Automation of Electronic Systems (TODAES) VO 16 IS 4 SP 1 OP 19 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2003695.2003700 DO https://dl.acm.org/doi/10.1145/2003695.2003700 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)