I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Compiling and optimizing for decoupled architectures:
, In:
Proceedings of the 1995 ACM/IEEE conference on Supercomputing
,
Topham, Nigel
;
Rawsthorne, Alasdair
;
McLean, Callum
.. - p. 40-es , 1995
Link:
https://dl.acm.org/doi/10.1145/224170.224301
RT T1
Proceedings of the 1995 ACM/IEEE conference on Supercomputing
: T1
Compiling and optimizing for decoupled architectures
UL https://suche.suub.uni-bremen.de/peid=acm-224301&Exemplar=1&LAN=DE A1 Topham, Nigel A1 Rawsthorne, Alasdair A1 McLean, Callum A1 Mewissen, Muriel A1 Bird, Peter PB ACM YR 1995 K1 Benchmarks K1 Compiling K1 Decoupled architecture K1 Optimization K1 Performance K1 Quantitative analysis K1 Computer systems organization K1 Architectures K1 Other architectures K1 Computing methodologies K1 Modeling and simulation K1 Simulation types and techniques K1 Massively parallel and high-performance simulations K1 Serial architectures K1 Superscalar architectures K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Parallel architectures K1 Multicore architectures K1 Networks K1 Network performance evaluation K1 General and reference K1 Cross-computing tools and techniques K1 Performance K1 Dependable and fault-tolerant systems and networks K1 Software and its engineering K1 Software organization and properties K1 Software system structures K1 Distributed systems organizing principles K1 Grid computing K1 Distributed architectures SP 40 OP es LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/224170.224301 DO https://dl.acm.org/doi/10.1145/224170.224301 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)