I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FIRA - a novel method for benchmarking the cache hierarchy:
, In:
Proceedings of the 5th ACM COMPUTE Conference: Intelligent & scalable system technologies
,
Deshmukh, Varad R.
;
Mhatre, Nishchay S.
;
Karandikar, Shrirang K.
- p. 1-6 , 2012
Link:
https://dl.acm.org/doi/10.1145/2459118.2459132
RT T1 <cTitle>Proceedings of the 5th ACM COMPUTE Conference: Intelligent & scalable system technologies</cTitle>: T1 <Title>FIRA - a novel method for benchmarking the cache hierarchy</Title> UL https://suche.suub.uni-bremen.de/peid=acm-2459132&Exemplar=1&LAN=DE A1 Deshmukh, Varad R. A1 Mhatre, Nishchay S. A1 Karandikar, Shrirang K. PB ACM YR 2012 K1 benchmarking K1 cache K1 micro-architecture K1 Networks K1 Network performance evaluation K1 General and reference K1 Cross-computing tools and techniques K1 Performance K1 Computer systems organization K1 Dependable and fault-tolerant systems and networks K1 Hardware K1 Hardware validation K1 Integrated circuits K1 Semiconductor memory K1 Dynamic memory SP 1 OP 6 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2459118.2459132 DO https://dl.acm.org/doi/10.1145/2459118.2459132 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
