I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
GOLDENGATE : a fast and accurate bridging fault simulato..:
, In:
Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
,
Chen, Tzuhao
;
Hajj, Ibrahim N.
- p. 555-561 , 1997
Link:
https://dl.acm.org/doi/10.5555/266388.266551
RT T1 <cTitle>Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design</cTitle>: T1 <Title>GOLDENGATE : a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment</Title> UL https://suche.suub.uni-bremen.de/peid=acm-266551&Exemplar=1&LAN=DE A1 Chen, Tzuhao A1 Hajj, Ibrahim N. PB IEEE Computer Society YR 1997 K1 GOLDENGATE K1 bridging fault simulator K1 combinational circuits K1 digital VLSI circuits K1 electrical-level simulation K1 event-driven technique K1 logic testing K1 logic/I/sub DDQ/ testing K1 sequential circuits K1 Hardware K1 Hardware validation K1 Functional verification K1 Simulation and emulation K1 Integrated circuits K1 Logic circuits K1 Very large scale integration design SP 555 OP 561 LK http://dx.doi.org/https://dl.acm.org/doi/10.5555/266388.266551 DO https://dl.acm.org/doi/10.5555/266388.266551 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
