I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Hardware Implementation of a Unit for Geometric Algebra O..:
, In:
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
,
Soria García, Gerardo
;
Pedroza de la Cruz, Adrian
;
Ortega Cisneros, Susana
.. - p. 272 ff. , 2015
Link:
https://dl.acm.org/doi/10.1145/2684746.2689132
RT T1 <cTitle>Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</cTitle>: T1 <Title>A Hardware Implementation of a Unit for Geometric Algebra Operations With Parallel Memory Arrays (Abstract Only)</Title> UL https://suche.suub.uni-bremen.de/peid=acm-2689132&Exemplar=1&LAN=DE A1 Soria García, Gerardo A1 Pedroza de la Cruz, Adrian A1 Ortega Cisneros, Susana A1 Raygoza Panduro, Juan José A1 Bayro Corrochano, Eduardo PB ACM YR 2015 K1 address generator K1 fpga K1 geometric algebra K1 geometric product. K1 memory arrays K1 Hardware K1 Integrated circuits K1 Logic circuits K1 Arithmetic and datapath circuits SP 272 ff. LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2684746.2689132 DO https://dl.acm.org/doi/10.1145/2684746.2689132 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
