I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Technology mapping for FPGAs with embedded memory blocks:
, In:
Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
,
Cong, Jason
;
Xu, Songjie
- p. 179-188 , 1998
Link:
https://dl.acm.org/doi/10.1145/275107.275138
RT T1 <cTitle>Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays</cTitle>: T1 <Title>Technology mapping for FPGAs with embedded memory blocks</Title> UL https://suche.suub.uni-bremen.de/peid=acm-275138&Exemplar=1&LAN=DE A1 Cong, Jason A1 Xu, Songjie PB ACM YR 1998 K1 Hardware K1 Very large scale integration design K1 Application-specific VLSI designs K1 Mathematics of computing K1 Discrete mathematics K1 Graph theory K1 Network flows K1 Electronic design automation K1 Physical design (EDA) K1 Partitioning and floorplanning K1 Placement K1 Wire routing K1 Theory of computation K1 Design and analysis of algorithms K1 Graph algorithms analysis K1 Hardware validation SP 179 OP 188 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/275107.275138 DO https://dl.acm.org/doi/10.1145/275107.275138 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
