I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Power, Area, and Performance Optimization of Standard Cell ..:
Teman, Adam
;
Rossi, Davide
;
Meinerzhagen, Pascal
..
ACM Transactions on Design Automation of Electronic Systems (TODAES). 21 (2016) 4 - p. 1-25 , 2016
Link:
https://dl.acm.org/doi/10.1145/2890498
RT Journal T1
Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement
UL https://suche.suub.uni-bremen.de/peid=acm-2890498&Exemplar=1&LAN=DE A1 Teman, Adam A1 Rossi, Davide A1 Meinerzhagen, Pascal A1 Benini, Luca A1 Burg, Andreas PB ACM YR 2016 SN 1084-4309 SN 1557-7309 K1 Standard cell memories K1 controlled placement K1 low power K1 power-area-performance trade-off K1 subthreshold operation K1 Hardware K1 Integrated circuits K1 Semiconductor memory K1 Static memory K1 Power and energy K1 Power estimation and optimization K1 Circuits power issues K1 Electronic design automation K1 Physical design (EDA) K1 Partitioning and floorplanning K1 Logic circuits K1 Sequential circuits K1 Placement K1 Timing analysis K1 Static timing analysis K1 Methodologies for EDA K1 Best practices for EDA K1 Emerging technologies K1 Memory and dense storage K1 Very large scale integration design K1 Standard cell libraries JF ACM Transactions on Design Automation of Electronic Systems (TODAES) VO 21 IS 4 SP 1 OP 25 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2890498 DO https://dl.acm.org/doi/10.1145/2890498 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)