I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
POSTER : Exploiting Dynamic Partial Reconfiguration for ..:
, In:
Proceedings of the 9th ACM Conference on Security & Privacy in Wireless and Mobile Networks
,
Dessouky, Ghada
;
Sadeghi, Ahmad-Reza
- p. 223-224 , 2016
Link:
https://dl.acm.org/doi/10.1145/2939918.2942426
RT T1 <cTitle>Proceedings of the 9th ACM Conference on Security & Privacy in Wireless and Mobile Networks</cTitle>: T1 <Title>POSTER : Exploiting Dynamic Partial Reconfiguration for Improved Resistance Against Power Analysis Attacks on FPGAs</Title> UL https://suche.suub.uni-bremen.de/peid=acm-2942426&Exemplar=1&LAN=DE A1 Dessouky, Ghada A1 Sadeghi, Ahmad-Reza PB ACM YR 2016 K1 fpga K1 noise generator K1 partial dynamic logic reconfiguration K1 power analysis attacks K1 Security and privacy K1 Security in hardware K1 Hardware attacks and countermeasures K1 Side-channel analysis and countermeasures K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Reconfigurable logic applications SP 223 OP 224 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2939918.2942426 DO https://dl.acm.org/doi/10.1145/2939918.2942426 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
