I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
On-board non-regression test of HLS tools targeting FPGA:
, In:
Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype
,
Wicaksana, Arief
;
Prost-Boucle, Adrien
;
Muller, Olivier
.. - p. 41-47 , 2016
Link:
https://dl.acm.org/doi/10.1145/2990299.2990307
RT T1 <cTitle>Proceedings of the 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype</cTitle>: T1 <Title>On-board non-regression test of HLS tools targeting FPGA</Title> UL https://suche.suub.uni-bremen.de/peid=acm-2990307&Exemplar=1&LAN=DE A1 Wicaksana, Arief A1 Prost-Boucle, Adrien A1 Muller, Olivier A1 Rousseau, Frédéric A1 Sasongko, Arif PB ACM YR 2016 K1 FPGA K1 high-level synthesis K1 non-regression test K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Reconfigurable logic applications K1 Electronic design automation K1 Methodologies for EDA K1 Best practices for EDA K1 Hardware validation K1 Functional verification K1 Simulation and emulation SP 41 OP 47 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/2990299.2990307 DO https://dl.acm.org/doi/10.1145/2990299.2990307 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
