I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Efficient Branch and Bound on FPGAs Using Work Stealing and..:
Riebler, Heinrich
;
Lass, Michael
;
Mittendorf, Robert
..
ACM Transactions on Reconfigurable Technology and Systems (TRETS). 10 (2017) 3 - p. 1-23 , 2017
Link:
https://dl.acm.org/doi/10.1145/3053687
RT Journal T1
Efficient Branch and Bound on FPGAs Using Work Stealing and Instance-Specific Designs
UL https://suche.suub.uni-bremen.de/peid=acm-3053687&Exemplar=1&LAN=DE A1 Riebler, Heinrich A1 Lass, Michael A1 Mittendorf, Robert A1 Löcke, Thomas A1 Plessl, Christian PB ACM YR 2017 SN 1936-7406 SN 1936-7414 K1 AES K1 FPGA K1 Work stealing in hardware K1 cold-boot attacks K1 instance-specific computing K1 just-in-time synthesis K1 key reconstruction K1 key schedule K1 on-demand synthesis K1 Theory of computation K1 Design and analysis of algorithms K1 Algorithm design techniques K1 Branch-and-bound K1 Backtracking K1 Computer systems organization K1 Architectures K1 Other architectures K1 Reconfigurable computing K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Reconfigurable logic applications K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Resource binding and sharing K1 Security and privacy K1 Cryptography K1 Cryptanalysis and other attacks K1 Logic circuits K1 Finite state machines K1 Hardware-software codesign K1 Symmetric cryptography and hash functions K1 Block and stream ciphers JF ACM Transactions on Reconfigurable Technology and Systems (TRETS) VO 10 IS 3 SP 1 OP 23 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3053687 DO https://dl.acm.org/doi/10.1145/3053687 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)