I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
On-chip FPGA Debug Instrumentation for Machine Learning App..:
, In:
Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
,
Holanda Noronha, Daniel
;
Zhao, Ruizhe
;
Goeders, Jeff
.. - p. 110-115 , 2019
Link:
https://dl.acm.org/doi/10.1145/3289602.3293922
RT T1 <cTitle>Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</cTitle>: T1 <Title>On-chip FPGA Debug Instrumentation for Machine Learning Applications</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3293922&Exemplar=1&LAN=DE A1 Holanda Noronha, Daniel A1 Zhao, Ruizhe A1 Goeders, Jeff A1 Luk, Wayne A1 Wilton, Steven J.E. PB ACM YR 2019 K1 design for debug K1 eda K1 machine learning K1 vlsi K1 Hardware K1 Very large scale integration design K1 VLSI packaging K1 Electronic design automation K1 Physical design (EDA) K1 Hardware validation K1 Post-manufacture validation and debug K1 Design for debug SP 110 OP 115 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3289602.3293922 DO https://dl.acm.org/doi/10.1145/3289602.3293922 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
