I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Full-stack optimization for accelerating CNNs using powers-..:
, In:
Proceedings of the ACM International Conference on Supercomputing
,
McDanel, Bradley
;
Zhang, Sai Qian
;
Kung, H. T.
. - p. 449-460 , 2019
Link:
https://dl.acm.org/doi/10.1145/3330345.3330385
RT T1 <cTitle>Proceedings of the ACM International Conference on Supercomputing</cTitle>: T1 <Title>Full-stack optimization for accelerating CNNs using powers-of-two weights with FPGA validation</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3330385&Exemplar=1&LAN=DE A1 McDanel, Bradley A1 Zhang, Sai Qian A1 Kung, H. T. A1 Dong, Xin PB ACM YR 2019 K1 co-design K1 joint optimization K1 neural networks K1 powers-of-two weights K1 sparsity K1 systolic arrays K1 Computing methodologies K1 Machine learning K1 Machine learning approaches K1 Neural networks K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Hardware-software codesign K1 Computer systems organization K1 Architectures K1 Other architectures K1 Parallel architectures K1 Systolic arrays SP 449 OP 460 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3330345.3330385 DO https://dl.acm.org/doi/10.1145/3330345.3330385 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
