I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Sparse Matrix-Dense Matrix Multiplication on Heterogeneous ..:
, In:
Proceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures / 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms
,
Hosseinabady, Mohammad
;
Nunez-Yanez, Jose
- p. 1-6 , 2020
Link:
https://dl.acm.org/doi/10.1145/3381427.3381428
RT T1
Proceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures / 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms
: T1
Sparse Matrix-Dense Matrix Multiplication on Heterogeneous CPU+FPGA Embedded System
UL https://suche.suub.uni-bremen.de/peid=acm-3381428&Exemplar=1&LAN=DE A1 Hosseinabady, Mohammad A1 Nunez-Yanez, Jose PB ACM YR 2020 K1 Embedded FPGA K1 Heterogeneous System K1 High-level Synthesis K1 Sparse Matrix K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Computer systems organization K1 Embedded and cyber-physical systems K1 Embedded systems K1 Architectures K1 Other architectures K1 Heterogeneous (hybrid) systems K1 Parallel architectures K1 Multicore architectures SP 1 OP 6 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3381427.3381428 DO https://dl.acm.org/doi/10.1145/3381427.3381428 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)