I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
FPGADefender : Malicious Self-oscillator Scanning for Xi..:
La, Tuan Minh
;
Matas, Kaspar
;
Grunchevski, Nikola
..
ACM Transactions on Reconfigurable Technology and Systems (TRETS). 13 (2020) 3 - p. 1-31 , 2020
Link:
https://dl.acm.org/doi/10.1145/3402937
RT Journal T1 <Title>FPGADefender : Malicious Self-oscillator Scanning for Xilinx UltraScale + FPGAs</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3402937&Exemplar=1&LAN=DE A1 La, Tuan Minh A1 Matas, Kaspar A1 Grunchevski, Nikola A1 Pham, Khoa Dang A1 Koch, Dirk PB ACM YR 2020 SN 1936-7406 SN 1936-7414 K1 Cloud computing K1 FPGA K1 bitstream K1 countermeasure K1 denial-of-service K1 hardware security K1 mitigation K1 power-hammering K1 side-channel K1 Security and privacy K1 Security in hardware K1 Hardware attacks and countermeasures K1 Side-channel analysis and countermeasures K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs JF ACM Transactions on Reconfigurable Technology and Systems (TRETS) VO 13 IS 3 SP 1 OP 31 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3402937 DO https://dl.acm.org/doi/10.1145/3402937 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
