I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A Background Noise Self-adaptive VAD Using SNR Prediction B..:
, In:
Proceedings of the 2020 on Great Lakes Symposium on VLSI
,
Liu, Bo
;
Li, Yan
;
Huang, Lepeng
... - p. 271-275 , 2020
Link:
https://dl.acm.org/doi/10.1145/3386263.3407589
RT T1
Proceedings of the 2020 on Great Lakes Symposium on VLSI
: T1
A Background Noise Self-adaptive VAD Using SNR Prediction Based Precision Dynamic Reconfigurable Approximate Computing
UL https://suche.suub.uni-bremen.de/peid=acm-3407589&Exemplar=1&LAN=DE A1 Liu, Bo A1 Li, Yan A1 Huang, Lepeng A1 Cai, Hao A1 Zhu, Wentao A1 Guo, Shisheng A1 Gong, Yu A1 Wang, Zhen PB ACM YR 2020 K1 approximate computing K1 binarized weight network K1 voice activity detection K1 Hardware K1 Integrated circuits K1 Logic circuits K1 Arithmetic and datapath circuits K1 Very large scale integration design K1 Application-specific VLSI designs K1 Application specific processors K1 Reconfigurable logic and FPGAs K1 Hardware accelerators SP 271 OP 275 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3386263.3407589 DO https://dl.acm.org/doi/10.1145/3386263.3407589 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)