I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
SuSy : a programming model for productive construction o..:
, In:
Proceedings of the 39th International Conference on Computer-Aided Design
,
Lai, Yi-Hsiang
;
Rong, Hongbo
;
Zheng, Size
... - p. 1-9 , 2020
Link:
https://dl.acm.org/doi/10.1145/3400302.3415644
RT T1 <cTitle>Proceedings of the 39th International Conference on Computer-Aided Design</cTitle>: T1 <Title>SuSy : a programming model for productive construction of high-performance systolic arrays on FPGAs</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3415644&Exemplar=1&LAN=DE A1 Lai, Yi-Hsiang A1 Rong, Hongbo A1 Zheng, Size A1 Zhang, Weihao A1 Cui, Xiuping A1 Jia, Yunshan A1 Wang, Jie A1 Sullivan, Brendan A1 Zhang, Zhiru A1 Liang, Yun A1 Zhang, Youhui A1 Cong, Jason A1 George, Nithin A1 Alvarez, Jose A1 Hughes, Christopher A1 Dubey, Pradeep PB ACM YR 2020 K1 DSL K1 FPGA K1 URE K1 space-time transformation K1 systolic array K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Hardware-software codesign SP 1 OP 9 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3400302.3415644 DO https://dl.acm.org/doi/10.1145/3400302.3415644 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
