I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Xuantie-910 : a commercial multi-core 12-stage pipeline ..:
, In:
Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture
,
Chen, Chen
;
Xiang, Xiaoyan
;
Liu, Chang
... - p. 52-64 , 2020
Link:
https://dl.acm.org/doi/10.1109/ISCA45697.2020.00016
RT T1 <cTitle>Proceedings of the ACM/IEEE 47th Annual International Symposium on Computer Architecture</cTitle>: T1 <Title>Xuantie-910 : a commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3426247&Exemplar=1&LAN=DE A1 Chen, Chen A1 Xiang, Xiaoyan A1 Liu, Chang A1 Shang, Yunhai A1 Guo, Ren A1 Liu, Dongqi A1 Lu, Yimin A1 Hao, Ziyi A1 Luo, Jiahui A1 Chen, Zhijian A1 Li, Chunqiang A1 Pu, Yu A1 Meng, Jianyi A1 Yan, Xiaolang A1 Xie, Yuan A1 Qi, Xiaoning PB IEEE Press YR 2020 K1 RISC-V K1 cache K1 extension K1 memory architectures K1 multi-core K1 out of order K1 vector K1 Computer systems organization K1 Architectures SP 52 OP 64 LK http://dx.doi.org/https://dl.acm.org/doi/10.1109/ISCA45697.2020.00016 DO https://dl.acm.org/doi/10.1109/ISCA45697.2020.00016 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
