I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Power Management of Monolithic 3D Manycore Chips with Inter..:
Chatterjee, Anwesha
;
Musavvir, Shouvik
;
Kim, Ryan Gary
..
ACM Journal on Emerging Technologies in Computing Systems (JETC). 17 (2021) 2 - p. 1-19 , 2021
Link:
https://dl.acm.org/doi/10.1145/3430765
RT Journal T1
Power Management of Monolithic 3D Manycore Chips with Inter-tier Process Variations
UL https://suche.suub.uni-bremen.de/peid=acm-3430765&Exemplar=1&LAN=DE A1 Chatterjee, Anwesha A1 Musavvir, Shouvik A1 Kim, Ryan Gary A1 Doppa, Janardhan Rao A1 Pande, Partha Pratim PB ACM YR 2021 SN 1550-4832 SN 1550-4840 K1 DVFI K1 EDP K1 MIV K1 Monolithic 3D K1 imitation learning K1 inter-tier process variation K1 Hardware K1 Very large scale integration design K1 3D integrated circuits K1 Computer systems organization K1 Architectures K1 Parallel architectures K1 Multicore architectures K1 Power and energy K1 Power estimation and optimization K1 Chip-level power issues K1 Computing methodologies K1 Machine learning K1 Learning paradigms K1 Supervised learning K1 Design reuse and communication-based design K1 System on a chip JF ACM Journal on Emerging Technologies in Computing Systems (JETC) VO 17 IS 2 SP 1 OP 19 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3430765 DO https://dl.acm.org/doi/10.1145/3430765 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)