I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Triggered Scheduling: Efficient Detection of Dataflow Netwo..:
, In:
The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
,
Emami, Mahyar
;
Bezati, Endri
;
Janneck, Jörn W.
. - p. 226-227 , 2021
Link:
https://dl.acm.org/doi/10.1145/3431920.3439473
RT T1 <cTitle>The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</cTitle>: T1 <Title>Triggered Scheduling: Efficient Detection of Dataflow Network Idleness on Heterogeneous Systems</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3439473&Exemplar=1&LAN=DE A1 Emami, Mahyar A1 Bezati, Endri A1 Janneck, Jörn W. A1 Larus, James PB ACM YR 2021 K1 CAL K1 FPGA K1 accelerators K1 actors K1 concurrency K1 idleness K1 termination K1 Computing methodologies K1 Parallel computing methodologies K1 Parallel programming languages K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Reconfigurable logic applications K1 Logic circuits K1 Finite state machines SP 226 OP 227 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3431920.3439473 DO https://dl.acm.org/doi/10.1145/3431920.3439473 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
