I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
A novel network fabric for efficient spatio-temporal reduct..:
, In:
Proceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip
,
Muñoz-Martínez, Francisco
;
Abellán, José L.
;
Acacio, Manuel E.
. - p. 1-8 , 2021
Link:
https://dl.acm.org/doi/10.1145/3479876.3481602
RT T1 <cTitle>Proceedings of the 15th IEEE/ACM International Symposium on Networks-on-Chip</cTitle>: T1 <Title>A novel network fabric for efficient spatio-temporal reduction in flexible DNN accelerators</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3481602&Exemplar=1&LAN=DE A1 Muñoz-Martínez, Francisco A1 Abellán, José L. A1 Acacio, Manuel E. A1 Krishna, Tushar PB ACM YR 2021 K1 DNN accelerators K1 computer architecture K1 deep neural networks K1 networks-on-chip K1 Hardware K1 Emerging technologies K1 Analysis and design of emerging devices and systems K1 Emerging architectures K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators SP 1 OP 8 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3479876.3481602 DO https://dl.acm.org/doi/10.1145/3479876.3481602 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
