I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
MeNDA : a near-memory multi-way merge solution for spars..:
, In:
Proceedings of the 49th Annual International Symposium on Computer Architecture
,
Feng, Siying
;
He, Xin
;
Chen, Kuan-Yu
... - p. 245-258 , 2022
Link:
https://dl.acm.org/doi/10.1145/3470496.3527432
RT T1 <cTitle>Proceedings of the 49th Annual International Symposium on Computer Architecture</cTitle>: T1 <Title>MeNDA : a near-memory multi-way merge solution for sparse transposition and dataflows</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3527432&Exemplar=1&LAN=DE A1 Feng, Siying A1 He, Xin A1 Chen, Kuan-Yu A1 Ke, Liu A1 Zhang, Xuan A1 Blaauw, David A1 Mudge, Trevor A1 Dreslinski, Ronald PB ACM YR 2022 K1 hardware accelerator K1 hardware merge tree K1 multi-way merge accelerator K1 near-memory processing K1 sparse linear algebra K1 sparse matrix transposition K1 sparse matrix-vector multiplication K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Computer systems organization K1 Architectures SP 245 OP 258 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3470496.3527432 DO https://dl.acm.org/doi/10.1145/3470496.3527432 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
