I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Register-Pressure Aware Predicator for Length Multiplier of..:
, In:
Workshop Proceedings of the 51st International Conference on Parallel Processing
,
Shih, Meng-Shiuan
;
Lai, Hung-Ming
;
Lee, Chao-Lin
.. - p. 1-9 , 2022
Link:
https://dl.acm.org/doi/10.1145/3547276.3548513
RT T1
Workshop Proceedings of the 51st International Conference on Parallel Processing
: T1
Register-Pressure Aware Predicator for Length Multiplier of RVV
UL https://suche.suub.uni-bremen.de/peid=acm-3548513&Exemplar=1&LAN=DE A1 Shih, Meng-Shiuan A1 Lai, Hung-Ming A1 Lee, Chao-Lin A1 Chen, Chung-Kai A1 Lee, Jenq-Kuen PB ACM YR 2022 K1 RISC-V K1 SIMD K1 parallelism K1 register allocation K1 vector processing K1 Software and its engineering K1 Software notations and tools K1 Compilers K1 Theory of computation K1 Design and analysis of algorithms K1 Parallel algorithms K1 Vector / streaming algorithms K1 Computer systems organization K1 Architectures K1 Serial architectures K1 Reduced instruction set computing K1 Source code generation SP 1 OP 9 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3547276.3548513 DO https://dl.acm.org/doi/10.1145/3547276.3548513 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)