I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Towards On-Chip Learning for Low Latency Reasoning with End..:
, In:
Proceedings of the 28th Asia and South Pacific Design Automation Conference
,
Castellana, Vito Giovanni
;
Agostini, Nicolas Bohm
;
Limaye, Ankur
... - p. 632-638 , 2023
Link:
https://dl.acm.org/doi/10.1145/3566097.3568360
RT T1
Proceedings of the 28th Asia and South Pacific Design Automation Conference
: T1
Towards On-Chip Learning for Low Latency Reasoning with End-to-End Synthesis
UL https://suche.suub.uni-bremen.de/peid=acm-3568360&Exemplar=1&LAN=DE A1 Castellana, Vito Giovanni A1 Agostini, Nicolas Bohm A1 Limaye, Ankur A1 Amatya, Vinay A1 Minutoli, Marco A1 Manzano, Joseph A1 Tumeo, Antonino A1 Curzel, Serena A1 Fiorito, Michele A1 Ferrandi, Fabrizio PB ACM YR 2023 K1 design automation K1 edge computing K1 high level synthesis K1 machine learning K1 neural networks K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis SP 632 OP 638 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3566097.3568360 DO https://dl.acm.org/doi/10.1145/3566097.3568360 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)