I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
ENCORE: Efficient Architecture Verification Framework with ..:
, In:
Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays
,
Shi, Kan
;
Xu, Shuoxiang
;
Diao, Yuhan
.. - p. 209-219 , 2023
Link:
https://dl.acm.org/doi/10.1145/3543622.3573187
RT T1 <cTitle>Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays</cTitle>: T1 <Title>ENCORE: Efficient Architecture Verification Framework with FPGA Acceleration</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3573187&Exemplar=1&LAN=DE A1 Shi, Kan A1 Xu, Shuoxiang A1 Diao, Yuhan A1 Boland, David A1 Bao, Yungang PB ACM YR 2023 K1 acceleration K1 debugging K1 emulation K1 fpga K1 verification K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Reconfigurable logic applications K1 Hardware validation K1 Functional verification K1 Simulation and emulation K1 Hardware test K1 Test-pattern generation and fault simulation SP 209 OP 219 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3543622.3573187 DO https://dl.acm.org/doi/10.1145/3543622.3573187 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
