I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
OliVe: Accelerating Large Language Models via Hardware-frie..:
, In:
Proceedings of the 50th Annual International Symposium on Computer Architecture
,
Guo, Cong
;
Tang, Jiaming
;
Hu, Weiming
... - p. 1-15 , 2023
Link:
https://dl.acm.org/doi/10.1145/3579371.3589038
RT T1 <cTitle>Proceedings of the 50th Annual International Symposium on Computer Architecture</cTitle>: T1 <Title>OliVe: Accelerating Large Language Models via Hardware-friendly Outlier-Victim Pair Quantization</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3589038&Exemplar=1&LAN=DE A1 Guo, Cong A1 Tang, Jiaming A1 Hu, Weiming A1 Leng, Jingwen A1 Zhang, Chen A1 Yang, Fan A1 Liu, Yunxin A1 Guo, Minyi A1 Zhu, Yuhao PB ACM YR 2023 K1 large language model K1 outlier-victim pair K1 quantization K1 Computer systems organization K1 Architectures K1 Other architectures K1 Neural networks K1 Data flow architectures K1 Parallel architectures K1 Single instruction, multiple data K1 Systolic arrays SP 1 OP 15 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3579371.3589038 DO https://dl.acm.org/doi/10.1145/3579371.3589038 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
