I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Memory-Aware DNN Algorithm-Hardware Mapping via Integer Lin..:
, In:
Proceedings of the 20th ACM International Conference on Computing Frontiers
,
Russo, Enrico
;
Palesi, Maurizio
;
Ascia, Giuseppe
... - p. 134-143 , 2023
Link:
https://dl.acm.org/doi/10.1145/3587135.3592206
RT T1
Proceedings of the 20th ACM International Conference on Computing Frontiers
: T1
Memory-Aware DNN Algorithm-Hardware Mapping via Integer Linear Programming
UL https://suche.suub.uni-bremen.de/peid=acm-3592206&Exemplar=1&LAN=DE A1 Russo, Enrico A1 Palesi, Maurizio A1 Ascia, Giuseppe A1 Patti, Davide A1 Monteleone, Salvatore A1 Catania, Vincenzo PB ACM YR 2023 K1 accelerator K1 cnn K1 dataflow K1 deep neural networks K1 dnn K1 domain-specific K1 dsa K1 mapper K1 mapping K1 npu K1 optimization K1 scheduling K1 Computer systems organization K1 Architectures K1 Other architectures K1 Special purpose systems K1 Software and its engineering K1 Software notations and tools K1 Compilers K1 Computing methodologies K1 Machine learning K1 Machine learning approaches K1 Neural networks K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators SP 134 OP 143 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3587135.3592206 DO https://dl.acm.org/doi/10.1145/3587135.3592206 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)