I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
Accelerating Sparse Data Orchestration via Dynamic Reflexiv..:
, In:
Proceedings of the 2023 ACM Workshop on Highlights of Parallel Computing
,
Odemuyiwa, Toluwanimi O.
;
Asghari-Moghaddam, Hadi
;
Pellauer, Michael
... - p. 15-16 , 2023
Link:
https://dl.acm.org/doi/10.1145/3597635.3598031
RT T1 <cTitle>Proceedings of the 2023 ACM Workshop on Highlights of Parallel Computing</cTitle>: T1 <Title>Accelerating Sparse Data Orchestration via Dynamic Reflexive Tiling (Extended Abstract)</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3598031&Exemplar=1&LAN=DE A1 Odemuyiwa, Toluwanimi O. A1 Asghari-Moghaddam, Hadi A1 Pellauer, Michael A1 Hegde, Kartik A1 Tsai, Po-An A1 Crago, Neal C. A1 Jaleel, Aamer A1 Owens, John D. A1 Solomonik, Edgar A1 Emer, Joel S. A1 Fletcher, Christopher W. PB ACM YR 2023 K1 hardware acceleration K1 sparse computation K1 tensor algebra K1 Computer systems organization K1 Architectures K1 Other architectures K1 Special purpose systems K1 Hardware K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators SP 15 OP 16 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3597635.3598031 DO https://dl.acm.org/doi/10.1145/3597635.3598031 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
