I agree that this site is using cookies. You can find further informations
here
.
X
Login
Merkliste (
0
)
Home
About us
Home About us
Our history
Profile
Press & public relations
Friends
The library in figures
Exhibitions
Projects
Training, internships, careers
Films
Services & Information
Home Services & Information
Lending and interlibrary loans
Returns and renewals
Training and library tours
My Account
Library cards
New to the library?
Download Information
Opening hours
Learning spaces
PC, WLAN, copy, scan and print
Catalogs and collections
Home Catalogs and Collections
Rare books and manuscripts
Digital collections
Subject Areas
Our sites
Home Our sites
Central Library
Law Library (Juridicum)
BB Business and Economics (BB11)
BB Physics and Electrical Engineering
TB Engineering and Social Sciences
TB Economics and Nautical Sciences
TB Music
TB Art & Design
TB Bremerhaven
Contact the library
Home Contact the library
Staff Directory
Open access & publishing
Home Open access & publishing
Reference management: Citavi & RefWorks
Publishing documents
Open Access in Bremen
zur Desktop-Version
Toggle navigation
Merkliste
1 Ergebnisse
1
HiSpMV: Hybrid Row Distribution and Vector Buffering for Im..:
, In:
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays
,
Rajashekar, Manoj B.
;
Tian, Xingyu
;
Fang, Zhenman
- p. 154-164 , 2024
Link:
https://dl.acm.org/doi/10.1145/3626202.3637557
RT T1 <cTitle>Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays</cTitle>: T1 <Title>HiSpMV: Hybrid Row Distribution and Vector Buffering for Imbalanced SpMV Acceleration on FPGAs</Title> UL https://suche.suub.uni-bremen.de/peid=acm-3637557&Exemplar=1&LAN=DE A1 Rajashekar, Manoj B. A1 Tian, Xingyu A1 Fang, Zhenman PB ACM YR 2024 K1 fpga K1 hybrid buffering K1 hybrid design K1 spmv K1 workload imbalance K1 Computer systems organization K1 Architectures K1 Other architectures K1 High-level language architectures K1 Hardware K1 Electronic design automation K1 High-level and register-transfer level synthesis K1 Hardware-software codesign K1 Integrated circuits K1 Reconfigurable logic and FPGAs K1 Hardware accelerators K1 Reconfigurable computing SP 154 OP 164 LK http://dx.doi.org/https://dl.acm.org/doi/10.1145/3626202.3637557 DO https://dl.acm.org/doi/10.1145/3626202.3637557 SF ELIB - SuUB Bremen
Export
RefWorks (nur Desktop-Version!)
Flow
(Zuerst in
Flow
einloggen, dann importieren)
